



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/448,756	11/24/1999	JUN KOYMA	0756-2070	5419

22204 7590 07/31/2002

NIXON PEABODY, LLP
8180 GREENSBORO DRIVE
SUITE 800
MCLEAN, VA 22102

EXAMINER

BELL, PAUL A

ART UNIT

PAPER NUMBER

2675

DATE MAILED: 07/31/2002

10

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/448,756

Applicant(s)

KOYMA ET AL.

Examiner

PAUL A BELL

Art Unit

2675

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 24 November 1999.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-38 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-38 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☒ Certified copies of the priority documents have been received in Application No. 08/427,096.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☒ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 1,3-6,9.
- 4) ☐ Interview Summary (PTO-413) Paper No(s) _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

Art Unit: 2675

DETAILED ACTION

Drawings

1. The drawings are objected to because;

Figures 2A, 2B, 5, 6A and 6B should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Correction is required.

Specification

2. The disclosure is objected to because of the following informalities:

On page 5 the applicant refers to "one register group 103 and a register selecting switch 102" and then refers to "the register line selecting switch 103"(4 times) and then on page 6 again refers to "the register line selecting switch 102" . Figure 1 illustrates item 103 to be a register group and not a switch therefore appropriate corrections are required.

Claim Rejections - 35 USC § 112

3. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claims 1-38, are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. (See MPEP 608.04, 706.03(o), 2163.03)

In regards to claims 1,7, 13, 17, 19, 25, 31, and 35 the phrase "a crystalline semiconductor layer" can not be found in the original 4/21/1995 disclosure and claims. The examiner contends the specification on page 7 instead teaches "Amorphous Silicon" which is a Non-crystalline semiconductor material. Also note that a material deposited as amorphous and then recrystallized, as by a scanning laser beam or heat, is still considered Non-crystalline because such recrystallization leaves residual grain boundaries and is thus not a true single crystal material and

Art Unit: 2675

therefore it is clearly improper to claim "crystalline semiconductor" based on the original specification.

In regards to claims 13, 17, 31 and 35 the phrase "CMOS circuit" can not be found in the original text of 4/21/1995 disclosure and claims.

In regards to claims 10, 28 the phrase "Lightly doped region are doped with boron", can not be found in the original text of 4/21/1995 disclosure and claims.

37 CFR 1.121(a)(6) states that no amendment may introduce new matter into the disclosure of an application.

5. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

6. Claims 1-38 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In regards to claims 1-5, 7-11, 13-15, 17-23, 25-29, 31-33, 35-36 use the word "type" many times in these claims. The addition of the word "type" to an otherwise definite expression (e.g., active matrix type, p-channel type, p-type) extends the scope of the expression so as to render it indefinite. (See MPEP 2173.05(b))

In regards to claims 13-18 and 31- 38, the applicant uses the abbreviation CMOS with out explicitly stating what it stands for and since abbreviations can take on multiple meanings and change over time it would be better to spell it out. This is an indefinite expression because it is not clear what the possibilities are for the abbreviation "CMOS" one possibility is complementary-metal-oxide-semiconductor which is not directly in the text of specification either.

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

Art Unit: 2675

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371© of this title before the invention thereof by the applicant for patent.

8. The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

9. Claims 1-38 are rejected under 35 U.S.C. 102(e) as being anticipated by Matsumoto (5,323,042).

With regard to claim 1 Matsumoto teaches an active matrix type display device comprising: a substrate having an insulating surface , a plurality of pixel electrodes arranged in a matrix form over said substrate , a plurality of switching elements operationally connected to said pixel electrodes, each of said switching elements comprising a thin film transistor, a display medium capable of electrically changing luminous strength disposed at each of said pixel electrodes (column 1, lines 5-12 figure 1, item 12, figure 4, item 6); and a driver circuit comprising a plurality of thin film transistors for driving said plurality of switching elements (figure 1, item 13, figure 4, item 2 and 3), wherein each of said plurality of thin film transistors comprises a crystalline semiconductor layer (column 3, lines 59-64), a gate insulating film adjacent to said crystalline semiconductor layer and a gate electrode adjacent to said gate insulating film (figure 1, items 26, 24, and 22).

With regard to claim 2 Matsumoto teaches wherein said gate electrode is located over said semiconductor layer (figure 1, items 26 and 11).

With regards to claim 3 Matsumoto teaches wherein all of said plurality of thin film transistors are p-type (column 5, line 67-68).

With regard to claim 4 Matsumoto teaches wherein all of said plurality of thin film transistors are n-type (column 5, line 67-68).

Art Unit: 2675

With regard to claim 5 Matsumoto teaches wherein said substrate is a glass substrate (column 3, line 3).

With regard to claim 6 Matsumoto teaches wherein said crystalline semiconductor layer comprises silicon (column 3, line 60).

With regard to claim 7 Matsumoto teaches an active matrix type display device comprising: a substrate having an insulating surface, a plurality of pixel electrodes arranged in a matrix form over said substrate, a plurality of switching elements operationally connected to said pixel electrodes, each of said switching elements comprising a thin film transistor, a display medium capable of electrically changing luminous strength disposed at each of said pixel electrodes (column 1, lines 5-12 figure 1, item 12, figure 4, items 6 and 7), and a driver circuit comprising a plurality of thin film transistors for driving said plurality of switching elements (figure 1, item 13, figure 4, item 2 and 3), wherein each of said plurality of thin film transistors comprises a crystalline semiconductor layer (column 3, lines 59-64), a gate insulating film adjacent to said crystalline semiconductor layer and a gate electrode adjacent to said gate insulating film (figure 1, items 26, 24, and 22) , wherein said crystalline semiconductor layer has source and drain regions and at least one lightly doped region (column 3, lines 7-17).

With regard to claim 8 Matsumoto teaches wherein said substrate is a glass substrate (column 3, line 3).

With regard to claim 9 Matsumoto teaches wherein said source and drain regions and said at least one lightly doped region are doped with phosphorus (column 4, lines 1-35).

With regard to claim 10 Matsumoto teaches wherein said source and drain regions and said at least one lightly doped region are doped with boron (column 4, lines 1-35).

With regard to claim 11 Matsumoto teaches wherein said gate electrode is located over said semiconductor layer (figure 1, items 26 and 11) .

With regard to claim 12 Matsumoto teaches wherein said crystalline semiconductor layer comprises silicon (column 3, line 60).

With regard to claim 13 Matsumoto teaches an active matrix type display device comprising: a substrate having an insulating surface; a plurality of pixel electrodes arranged in a matrix form over said substrate; a plurality of switching elements operationally connected to said pixel electrodes (column 1, lines 5-12 figure 1, item 12, figure 4, item 7), each of said switching elements comprising a thin film transistor (figure 1, item 12, figure 4, item 6), a display medium

Art Unit: 2675

capable of electrically changing luminous strength disposed at each of said pixel electrodes (figure 4, item 6); and a CMOS circuit comprising at least one n-channel type thin film transistor and one p-channel type thin film transistor (column 2, line 68), wherein each of said n-channel and p-channel type thin film transistors comprises a crystalline semiconductor layer (column 3, lines 59-64), a gate insulating film adjacent to said crystalline semiconductor layer and a gate electrode adjacent to said gate insulating film (figure 1, items 26, 24, and 22).

With regard to claim 14 Matsumoto teaches wherein aid substrate is a glass substrate (column 3, line 3).

With regard to claim 15 Matsumoto teaches wherein said gate electrode is located over said semiconductor layer (figure 1, items 26 and 11) .

With regard to claim 16 Matsumoto teaches wherein said crystalline semiconductor layer comprises silicon (column 3, line 60).

With regard to claim 17 Matsumoto teaches an active matrix type display device comprising: a substrate having an insulating surface, a plurality of pixel electrodes arranged in a matrix form over said substrate, a plurality of switching elements operationally connected to said pixel electrodes (column 1, lines 5-12 figure 1, item 12, figure 4, item 6), each of said switching elements comprising a thin film transistor (figure 1, item 12, figure 4, item 6), a display medium capable of electrically changing luminous strength disposed at each of said pixel electrodes (figure 4, item 6), and a CMOS circuit comprising at least one n-channel type thin film transistor and one p-channel type thin film transistor (column 2, line 68), each of said thin film transistors comprising a crystalline semiconductor layer (column 3, lines 59-64), a gate insulating film adjacent to said crystalline semiconductor layer and a gate electrode adjacent to said gate insulating film (figure 1, items 26, 24, and 22), wherein said crystalline semiconductor layer has source and drain regions and at least one lightly doped region (column 3, lines 7-17).

With regard to claim 18 Matsumoto teaches wherein said substrate is a glass substrate (column 3, line 3).

With regard to claim 19 Matsumoto teaches an active matrix type display device comprising: a substrate having an insulating surface, a plurality of pixel electrodes arranged in a matrix form over said substrate, a plurality of switching elements operationally connected to said pixel electrodes (column 1, lines 5-12 figure 1, item 12, figure 4, item 6), each of said switching elements comprising a thin film transistor (figure 1, item 12, figure 4, item 7); a display medium capable of electrically changing luminous strength disposed at each of said pixel electrodes (figure 4, item 6), and a driver circuit comprising a plurality of thin film transistors for driving said plurality of switching elements (figure 4, items 2 and 3), wherein each of the film transistors

Art Unit: 2675

of said switching elements and said driver circuit comprises a crystalline semiconductor layer (column 3, lines 59-64), a gate insulating film adjacent to said crystalline semiconductor layer and a gate electrode adjacent to said gate insulating film (figure 1, items 26, 24, and 22).

With regard to claim 20 Matsumoto teaches wherein said gate electrode is located over said semiconductor layer (figure 1, items 26 and 11) .

With regard to claim 21 Matsumoto teaches wherein all of said plurality of thin film transistors are p-type (column 5, line 67-68).

With regard to claim 22 Matsumoto teaches wherein all of said plurality of thin film transistors are n-type (column 5, line 67-68).

With regard to claim 23 Matsumoto teaches wherein said substrate is a glass substrate (column 3, line 3).

With regard to claim 24 Matsumoto teaches wherein said crystalline semiconductor layer comprises silicon (column 3, line 60).

With regard to claim 25 Matsumoto teaches In regards to claim 25 An active matrix type display device comprising: a substrate having an insulating surface, a plurality of pixel electrodes arranged in a matrix form over said substrate, a plurality of switching elements operationally connected to said pixel electrodes (column 1, lines 5-12 figure 1, item 12, figure 4, item 6), each of said switching elements comprising a thin film transistor (figure 1, item 12, figure 4, item 7), a display medium capable of electrically changing luminous strength disposed at each of said pixel electrodes (figure 4, item 6), and a driver circuit comprising a plurality of thin film transistors for driving said plurality of switching elements (figure 4, items 2 and 3), wherein each of the thin film transistors of the switching elements and the driver circuit comprises a crystalline semiconductor layer (column 3, lines 59-64), a gate insulating film adjacent to said crystalline semiconductor layer, and a gate electrode adjacent to said gate insulating film (figure 1, items 26, 24, and 22), wherein said crystalline semiconductor layer has source and drain regions and at least one lightly doped region (column 3, lines 7-17).

With regard to claim 26 Matsumoto teaches wherein said substrate is a glass substrate (column 3, line 3).

With regard to claim 27 Matsumoto teaches wherein said source and drain regions and said at least one lightly doped region are doped with phosphorus (column 4, lines 1-35).

Art Unit: 2675

With regard to claim 28 Matsumoto teaches wherein said source and drain regions and said at least one lightly doped region are doped with boron (column 4, lines 1-35).

With regard to claim 29 Matsumoto teaches wherein said gate electrode is located over said semiconductor layer (figure 1, items 26 and 11) .

With regard to claim 30 Matsumoto teaches In regards to claim 30 wherein said crystalline semiconductor layer comprises silicon (column 3, line 60).

With regard to claim 31 Matsumoto teaches an active matrix type display device comprising: a substrate having an insulating surface, a plurality of pixel electrodes arranged in a matrix form over said substrate, a plurality of switching elements operationally connected to said pixel electrodes (column 1, lines 5-12 figure 1, item 12, figure 4, item 6), each of said switching elements comprising a thin film transistor (figure 1, item 12, figure 4, item 7), a display medium capable of electrically changing luminous strength disposed at each of said pixel electrodes (figure 4, item 6), and a CMOS circuit comprising at least one n-channel type thin film transistor and one p-channel type thin film transistor (column 2, line 68), wherein each of the film transistors of the switching elements and said n-channel and p-channel type thin film transistors comprises a crystalline semiconductor layer (column 3, lines 59-64), a gate insulating film adjacent to said crystalline semiconductor layer and a gate electrode adjacent to said gate insulating film (figure 1, items 26, 24, and 22).

With regard to claim 32 Matsumoto teaches wherein said substrate is a glass substrate (column 3, line 3).

With regard to claim 33 Matsumoto teaches wherein said gate electrode is located over said semiconductor layer (figure 1, items 26 and 11) .

With regard to claim 34 Matsumoto teaches wherein said crystalline semiconductor layer comprises silicon (column 3, line 60).

With regard to claim 35 Matsumoto teaches an active matrix type display device comprising: a substrate having an insulating surface, a plurality of pixel electrodes arranged in a matrix form over said substrate, a plurality of switching elements operationally connected to said pixel electrodes (column 1, lines 5-12 figure 1, item 12, figure 4, item 6), each of said switching elements comprising a thin film transistor (figure 1, item 12, figure 4, item 7), a display medium capable of electrically changing luminous strength disposed at each of said pixel electrodes (figure 4, item 6), and a CMOS circuit comprising at least one n-channel type thin film transistor and one p-channel type thin film transistor (column 2, line 68), wherein each of the film

Art Unit: 2675

transistors of the switching elements and said n-channel and p-channel type thin film transistors comprises a crystalline semiconductor layer (column 3, lines 59-64), a gate insulating film adjacent to said crystalline semiconductor layer and a gate electrode adjacent to said gate insulating film (figure 1, items 26, 24, and 22), and said crystalline semiconductor layer has source and drain regions and at least one lightly doped region (column 3, lines 7-17).

With regard to claim 36 Matsumoto teaches wherein said substrate is a glass substrate (column 3, line 3).

With regard to claim 37 Matsumoto teaches wherein said crystalline semiconductor layer comprises silicon (column 3, line 60).


With regard to claim 38 Matsumoto teaches wherein said crystalline semiconductor layer comprises silicon (column 3, line 60).


Conclusion

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul Bell whose telephone number is (703) 306-3019. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steven Saras, can be reached at (703) 305-9720.

Any response to this action should be mailed to: Commissioner of Patents and Trademarks
Washington, D.C. 20231
or faxed to: (703) 872-9314

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth Floor (Receptionist). Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.


Paul Bell
Art unit 2675
29 July 2002


STEVEN SARAS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600